fpga design flow

The process of implementing a design on FPGA can be broken down intos everal stages:

Stage 1:Design entry or capture :normally HDLs are used for design entry because they are well suited for complex designs. This kind of design is faster but it takes more chip area

Stage 2: Synthesis

Stage 3: place and route